In this paper, we report a study on time-domain capacitance characterization of metal-oxide-semiconductor (MOS) structures with Si nanocrystals (nc-Si) distributing throughout the gate oxide. A drastic reduction of MOS capacitance can be observed by charge trapping in nc-Si, while release of the charges leads to the recovery of the capacitance. Such capacitance modulation is explained by an equivalent circuit in terms of the change of nc-Si capacitance as a result of charging/discharging. As the capacitance modulation represents a change in the electrical states of MOS structure, it could be used for memory applications.
Si nanocrystals (nc-Si) embedded in gate oxide of metaloxide-semiconductor (MOS) structures have been studied extensively due to their charge trapping and single-electron charging effect [1] [2] [3] [4] [5] [6] [7] [8] [9] . One of the applications of nc-Si is in nonvolatile memory device [1] [2] [3] [4] . For such an application, nc-Si are normally confined in a narrow layer in the gate dielectric near the substrate. Charging/discharging in nc-Si leads to the flat-band voltage shifts in MOS capacitancevoltage characteristics. However, it would also be interesting to examine charging and discharging in nc-Si that distributes throughout the gate dielectric especially with a high ncSi concentration. For MOS structures having such an ncSi distribution, charging and discharging are expected to occur easily and thus they should have a great impact on MOS electrical characteristics. Actually, some interesting phenomena have been observed from time-domain capacitance measurements in this work. The charge trapping in the nanocrystals, which distribute throughout the gate oxide, leads to a drastic reduction in MOS capacitance. On the other hand, the reduced capacitance could be recovered by releasing the trapped charges. The modulation of the capacitance by charging/discharging in nc-Si provides the possibility of a new type of memory device application.
In the fabrication of MOS structures with a high concentration of nc-Si distributing throughout the gate oxide, first a 30 nm SiO 2 film was thermally grown on p-type (100) Si wafers in dry oxygen at 950
• C. Then Si + ions with a dose of 3 × 10 16 cm −2 were implanted to the SiO 2 at 14 keV, and the peak concentration was estimated to be at the depth of about 20 nm from the transport and range of ions in matter (TRIM) simulations. Figure 1 shows the excess Si profile within the oxide obtained from the TRIM simulation. Thermal annealing was carried out at 1000
• C in N 2 ambient for 1 h to induce nc-Si formation. The oxide layer was thinned at a rate of 10 nm min −1 in an HF solution of concentration of 50:1. About 17 nm of the SiO 2 layer was removed so that a high concentration of nc-Si was embedded throughout the gate oxide. A 20 nm aluminium layer was then deposited to form 100×100 µm 2 gate electrodes. The wafer backside was coated with a layer of aluminium with a thickness of about 1 µm after removing the backside oxide. Finally, a metal alloying process was conducted at 425
• C in N 2 atmosphere to form ohmic contacts. The secondary ion mass spectroscopy (SIMS) measurement shows that the nc-Si distributes throughout the gate oxide, as reported in our previous work [10] . The mean size of nc-Si as obtained from x-ray diffraction measurement is ∼4 nm. An x-ray photoemission spectroscopy (XPS) analysis was carried out to determine the chemical structures in the material system, and the details have been reported in our previous works [11] [12] [13] . The XPS analysis indicates that there is a large amount of Si nanocrystals embedded in the gate oxide. The experiment of charging/discharging the nc-Si by applying a constant voltage to the MOS structures was performed with a Keithley 4200 semiconductor characterization system, and capacitance-voltage (C-V ) and capacitance-time (C-T ) measurements were carried out with an HP4284A LCR meter at a frequency of 1 MHz. Figure 2 shows the C-V characteristics obtained by sweeping the voltage from −3 to 1 V for the following situations: (i) virgin (i.e., without charging the nc-Si); (ii) after the first application of +3 V for 160 s; and (iii) after the second application of +3 V for 60 s. As can be seen from the virgin case, a MOS capacitor with nc-Si distributing throughout the gate oxide has a capacitance of ∼1 nF under strong accumulation. In contrast, a pure SiO 2 MOS capacitor (i.e. without nc-Si in the gate oxide) with the same oxide thickness and gate area has a capacitance of only ∼24 pF. This indicates that introduction of the nc-Si into the gate oxide enhances the MOS capacitance greatly. The enhancement of the capacitance will be explained later with an equivalent circuit. Further, as can be seen in figure 2 , the application of +3 V for 160 s reduces the capacitance to a very low level (around 600 fF) that is close to the limit of the C-V measurement system used in this study. The reduction in the capacitance is due to the charging up in the nc-Si. The application of +3 V for 160 s leads to the charging up of most of the nc-Si. The charged nc-Si does not respond to the small AC signal (15 mV) as the Coulomb energy is ∼90 mV for the nc-Si with a size of 4 nm in this study. Therefore, the capacitance of the nc-Si decreases, and thus the total MOS capacitance is reduced. On the other hand, the trapped charge in the nc-Si is released by the second application of +3 V for 60 s, leading to the recovery of the capacitance, as shown in figure 2 . Actually, as can be seen in the figure, the second application of +3 V for 60 s leads to a capacitance ever larger than that of the virgin case. This means that there is some charge trapping in the nc-Si prior to the first application of +3 V, and the trapped charge can be also released during the second application of the voltage. It is clear from the above discussions that charging and discharging of the nc-Si could occur at the same voltage. This suggests that the capacitance modulation could be observed in time-domain capacitance measurement under a constant voltage. This is confirmed in our experiments. Figure 3(a) shows the time-domain capacitance characteristic measured at −3 V. After about 250 s, the MOS capacitance was reduced dramatically from the initial value of ∼1.1 nF to a very low level (<700 fF). In other words, the electrical state of the MOS device was switched from a high-capacitance state (state 1) to a low-capacitance state (state 2). As discussed earlier, the low capacitance corresponds to a charged state of the nc-Si, while the high capacitance corresponds to a discharged state of the nc-Si. Therefore, state 1 represents the discharged state and state 2 represents the charged state. State 2 can be maintained for ∼120 s. Then the MOS device was switched to state 3 with a capacitance of ∼0.4 nF, which is much larger than that of state 2 but lower than that of state 1. This indicates that not all the trapped charges associated with state 2 have been released, and thus only a partial recovery of MOS capacitance can be achieved. If the timescale is extended, switching between different states, which is a random event, can be observed continuously. Similar capacitance modulation in the timedomain measurement can also be observed at positive gate voltage of +3 V, as shown in figure 3(b) . In the case of figure 3(b) , the capacitance of state 3 is ever larger than that of state 1. This indicates that not only the charges trapped in the nc-Si during the C-T measurement but also the initial charges trapped in the nc-Si prior to the C-T measurement are released.
As charging and discharging in the nc-Si depend on the applied voltage, the capacitance modulation should also depend on the voltage. This has been confirmed by our experiment, as shown in figure 4 . The charging or discharging process is accelerated at a higher voltage, thus the capacitance modulation is easier to occur. This is evident from the comparison between the modulations at −3 V ( figure 3(a) ) and at −6 V ( figure 4(a) ). On the other hand, if the voltage is very low, the charging and discharging are not strong, and thus the modulation is not significant. Figure 4(b) shows such a case in which the capacitance modulation at −0.5 V is insignificant.
The observation of the influence of charging/discharging in nc-Si on the MOS capacitance can be explained with the equivalent circuit shown in figure 5 . Charge could be stored in the three elements of the MOS structures, i.e., the nanocrystals, the remaining gate oxide capacitor and the Si depletion layer. The corresponding capacitances of the elements are denoted by C nc , C ox and C D , respectively. As illustrated in figure 5 , the total capacitance C of the MOS structure is
As C D is very large under accumulation at −3 V, the total capacitance is approximately equal to (C nc + C ox ). Due to the existence of a high concentration of nc-Si in the gate oxide, the remaining gate oxide capacitance C ox is much smaller than the conventional gate oxide capacitance (C ox ) without the ncSi (C ox is found to be less than ∼700 fF). Such an argument is supported by the XPS result. As described previously, the concentration of nc-Si is much higher than that of SiO 2 and nc-Si is the dominant component in the gate dielectric layer. Furthermore, as there is a high concentration of Si nanocrystals distributing throughout the gate oxide, the nanocrystals easily respond to the small AC signal in the capacitance measurement if they are uncharged or neutral (i.e., no charges trapped in them). The virgin C nc (i.e., the nc-Si capacitance before charge trapping) should be very large, due to the existence of a high concentration of nc-Si. Therefore, the MOS capacitance (C) is approximately equal to C nc , and it will be very large when most of the nc-Si is uncharged. Obviously, the capacitance reduction can be explained in terms of the charge trapping in the ncSi. With charge trapping in the nanocrystals, the nanocrystal capacitance C nc should decrease as the number of uncharged nanocrystals responding to the small AC signal in the C-V measurement is reduced. If all the chargeable nanocrystals are charged up, then C nc should approach zero. Thus the MOS capacitance is very small, as it is now determined by the remaining gate oxide capacitance C ox (<700 fF). On the other hand, if the charges trapped in the nc-Si are released, then C nc should increase, leading to an increase in the MOS capacitance. This explains the experimental results shown in figures 2-4. It should be pointed out that in a conventional situation, charge trapping in nc-Si confined in a narrow layer in the gate oxide leads to a shift along the voltage axis in the C-V characteristic [2] [3] [4] , but it does not change the capacitance magnitude under accumulation or inversion. In our case, the charge trapping leads to a drastic reduction in the capacitance magnitude, but no flat-band voltage shift can be seen as the MOS capacitance is reduced to an extremely low level. The difference between the two cases highlights the importance of the nc-Si distribution.
In conclusion, time-domain capacitance measurements were conducted on MOS structures with nc-Si distributing throughout the gate dielectric. Capacitance modulation due to charging/discharging nc-Si has been observed. A higher gate voltage leads to an easier capacitance modulation, but no capacitance modulation is observed at sufficiently low voltage (e.g. −0.5 V). An equivalent circuit has been proposed to explain the modulation in MOS capacitance. As such a capacitance modulation represents the change in electrical states of MOS structure, it could be used for memory applications.
